

4 x 4 register file; 3-state

74HC/HCT670

FEATURES

- Simultaneous and independent read and write operations
- Expandable to almost any word size and bit length
- Output capability: bus driver
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT670 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT670 are 16-bit 3-state register files organized as 4 words of 4 bits each. Separated read and write address inputs (R_A, R_B and W_A, W_B) and enable inputs (R_E and W_E) are available, permitting simultaneous writing into one word location and reading from another location. The 4-bit word to be stored is presented to four data inputs (D₀ to D₃). The W_A and W_B inputs determine

the location of the stored word. When the $\overline{W_E}$ input is LOW, the data is entered into the addressed location. The addressed location remains transparent to the data while the $\overline{W_E}$ input is LOW. Data supplied at the inputs will be read out in true (non-inverting) form from the 3-state outputs (Q₀ to Q₃). D_n and W_n inputs are inhibited when $\overline{W_E}$ is HIGH.

Direct acquisition of data stored in any of the four registers is made possible by individual read address inputs (R_A and R_B). The addressed word appears at the four outputs when the $\overline{R_E}$ is LOW. Data outputs are in the high impedance OFF-state when $\overline{R_E}$ is HIGH. This permits outputs to be tied together to increase the word capacity to very large numbers.

Design of the read enable signals for the stacked devices must ensure that there is no overlap in the LOW levels which would cause more than one output to be active at the same time. Parallel expansion to generate n-bit words is accomplished by driving the enable and address inputs of each device in parallel.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t _{PHL} / t _{PLH}	propagation delay D _n to Q _n	C _L = 15 pF; V _{CC} = 5 V	23	23	ns
C _I	input capacitance		3.5	3.5	pF
C _{PD}	power dissipation capacitance per package	notes 1 and 2	122	124	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \quad \text{where:}$$

f_i = input frequency in MHz
 f_o = output frequency in MHz
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs
 C_L = output load capacitance in pF
 V_{CC} = supply voltage in V

2. For HC the condition is V_I = GND to V_{CC};
 for HCT the condition is V_I = GND to V_{CC} - 1.5 V

ORDERING INFORMATION

See "74HC/HCT/HCU/HCMOS Logic Package Information".

4 x 4 register file; 3-state**74HC/HCT670**

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: bus driver

I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
D _n	0.25
\overline{WE} , W _A	0.40
W _B	0.60
R _A	0.70
R _B	1.10
\overline{RE}	1.35

4 x 4 register file; 3-state

74HC/HCT670

AC CHARACTERISTICS FOR 74HCTGND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)								UNIT	TEST CONDITIONS	
		74HCT									V_{CC} (V)	WAVEFORMS
		+25			-40 to +85		-40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
t_{PHL}/t_{PLH}	propagation delay R_A, R_B to Q_n		21	40		50		60	ns	4.5	Fig.6	
t_{PHL}/t_{PLH}	propagation delay \overline{WE} to Q_n		28	50		63		75	ns	4.5	Fig.7	
t_{PHL}/t_{PLH}	propagation delay D_n to Q_n		27	50		63		75	ns	4.5	Fig.7	
t_{PZH}/t_{PZL}	3-state output enable time \overline{RE} to Q_n		18	35		44		53	ns	4.5	Fig.9	
t_{PHZ}/t_{PLZ}	3-state output disable time \overline{RE} to Q_n		19	35		44		53	ns	4.5	Fig.9	
t_{THL}/t_{TLH}	output transition time		5	12		15		18	ns	4.5	Fig.6	
t_W	write enable pulse width LOW	18	9		23		27		ns	4.5	Fig.8	
t_{su}	set-up time D_n to \overline{WE}	12	4		15		18		ns	4.5	Fig.8	
t_{su}	set-up time W_A, W_B to \overline{WE}	12	-2		15		18		ns	4.5	Fig.8	
t_h	hold time D_n to \overline{WE}	5	-1		5		5		ns	4.5	Fig.8	
t_h	hold time W_A, W_B to \overline{WE}	5	0		5		5		ns	4.5	Fig.8	
t_{latch}	latch time \overline{WE} to R_A, R_B	25	11		31		38		ns	4.5	Fig.8	